

FIG. 1 (Prior Art)




FIG. 2 (Prior Art)




FIG. 3 (Prior Art)




FIG. 4

Sheet: 5/11

**NOR BASED
 SET-RESET
 LATCH**




FIG. 6a

**NAND BASED
 SET-RESET
 LATCH**




FIG. 6b

**NAND BASED
 SET-RESET
 LATCH WITH
 SET & RST
 ENABLES**




FIG. 6c

**NOR BASED
 SET-RESET
 LATCH WITH
 RST ENABLE
 & GLOBAL RST**




FIG. 6d

**NOR BASED
 SET-RESET
 LATCH WITH
 RST ENABLE
 & GLOBAL
 RST USING
 COMPOUND
 AOI GATE**




FIG. 6e

**NOR BASED
 SET-RESET
 LATCH WITH
 RST ENABLE
 & GLOBAL
 SET & RST
 USING
 COMPOUND
 AOI GATE**




FIG. 6f




FIG. 7

REPLACEMENT SHEET
 Title: HIGH SPEED DIGITAL PATH FOR SUCCESSIVE APPROXIMATION
 ANALOG-TO-DIGITAL CONVERTERS

1st Named Inventor: Chad Thomas Steward

Application No.: 10/812,242

Docket No.: 55123P298

Sheet: 9/11






FIG. 8

FIG. 9







FIG. 12

FIG. 13